Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by ahmed709

  1. A

    Looking for book: Object Oriented Programming in C++

    Please, I need this book. Object-Oriented Programming in C++ (4th Edition) (Paperback)
  2. A

    Cadence warning: The display packet information redhidden_L for display wasn't found

    when i opened a previeos layout which i made it today, i found too many warnings and the layout became yellow and one of it is: *WARNING* The display packet information 'redhidden_L' for 'display' was not found. so any one can help please???! thanks in advance.
  3. A

    What are the advantages of using a unity gain buffer in the charge pump in PLL?

    what are the advantages of using a unity gain buffer in the architecture of the charge pump in PLL tahnks in advance
  4. A

    current mirror problem

    What is the source degeneration method? thanks in advance
  5. A

    Which response is more important in charge pump?

    How to compromise between the static response, dynamic response and noise response in the charge pump and which one is the most important so i must give it more priority. for an example : in a certain design in static response the mismatch current at (Vdd/2) = -1.82n A in dynamic response the...
  6. A

    How can I increase the swing of a unity gain amplifier?

    How can i increase the swing of the unity gain amplifier, i tried to increase and decrease the (W/L) of the transistor but the swing is not very good. thanks in advance
  7. A

    How many stages of op-amp should I use for a charge pump?

    I want an op-amp to use it in charge pump and i don't know how many stage i should use, so any one has a useful paper in this topic please upload it and tell me how many stage i need. thanks in advance.
  8. A

    current mirror problem

    my reference frequancy is (5M Hz) and my technology is (130n M) so what is the maximum length i can use in transistors. thanks in advance.
  9. A

    current mirror problem

    i am sorry but can you tell me how to do this thanks in advance
  10. A

    current mirror problem

    I am making a design for a charge pump, and i want to eliminate the mismatch current as much as i can, but the problem is when i made a current mirror with a same (W/L) then the the current i got from the mirror was not equal to the source current, i.e the source current is (5u A) and the mirror...
  11. A

    How to test the charge pump performance in a noisy system using Cadence?

    I am making a design for charge pump and i want to know how can i plot (Iout) i.e. charge pump current, VS the phase difference between Vref and VFB??? another question how can i test the charge pump for having a good performance in a noisy system,i.e. what kind of simulation i need to test...
  12. A

    Question about transistor sizing

    I tried to use cascode but i couldn't make it, can u tell me the true way, please
  13. A

    Question about transistor sizing

    I want to increase the output resistance of the transistor (lambda = 0) so i need to increase the length as much as i can, i.e. can i use L=5.2u M??? the another question is: Is there another method to increase the output resistance??? thanks in advance
  14. A

    Question about transistor sizing

    The limited transistor model file is (20u M), but i feel that it is not a practical value, have you any other suggestion please???
  15. A

    Question about transistor sizing

    i am making a design for charge pump and i want to know the maximum transistor length i can use and the corresponding maximum width. Note: i use (0.13u technology) thanks in advance

Part and Inventory Search

Back
Top