Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Ahmed Zaki

  1. A

    Float in verilog... urgent.....

    Does real is synthesize-able or not??
  2. A

    Help me draw BER vs. Eb/No on ADS for QAM

    Thanks but I have the transmitter and receiver model on ADS and I want to draw the BER on ADS. Regards, Ahmed Zaki
  3. A

    Help me draw BER vs. Eb/No on ADS for QAM

    Re: BER vs. Eb/No on ADS What AWR? Thanks
  4. A

    Help me draw BER vs. Eb/No on ADS for QAM

    Hi all, I want to draw BER vs. Eb/No on Advanced Design System (ADS) for QAM I have problems in configurations of the blocks. Can any one help me in this problem? Thanks Regards, Ahmed Zaki
  5. A

    Convolutional Decoder using Viterbi Algorithm (help please)

    Hi, 1st: Thanks for replying 2nd: In my standard I wok on (IEEE 802.11n), it says that I should insert '0' in the decoding process. And If I put don't care as you said, how can I ignore this bit in the decoding. The viterbi algorithm takes two bits for the decoding process. Regards, Ahmed Zaki
  6. A

    Convolutional Decoder using Viterbi Algorithm (help please)

    Hi all, I understand how the Convolutional Encoder works, and I implement it using MATLAB and ADS. When I get to design the decoder, I get more problems. I understand its concept and the viterbi algorithm and the Trellis diagram. My rate is 3/4 by Convolutional encoder with rate 1/2 and then...
See more

Part and Inventory Search

Back
Top