Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by adsenthil

  1. A

    Looking for a single file mini project on DSP

    dsp based projects For information about Matlab Project Ideas you can visit , https://dspprojects.blogspot.com/
  2. A

    Digital Signal Processing simulink Projects

    dsp projects for information about Matlab Project Ideas you can visit , https://dspprojects.blogspot.com/
  3. A

    Documents about timing concepts (on negative setup and hold time)

    Re: timing concepts Hope this PPT gives idea about timing analysis
  4. A

    need book or manual on Static Timing Analysis??

    This pdf might be useful to u.
  5. A

    Using Code Coverage in Modelsim 6.2c

    Hai all, I using modelsim 6.2c windows version, im trying to use Code coverage for my design but im not able to check.can any one give tips or procedure to do this. If have any document send to my email id adsenthil@rediffmail.com Thanks
  6. A

    Native testbench and System Verilog

    Re: **SYSTEM VERILOG** Hai all , Im currently learning system verilog , Can any one send me any reference book to my email id adsenthil@rediffmail.com Thanks.
  7. A

    Looking for a new job in front end design

    Hai, I'm Senthil having 2 years of Exp in front end Design .If there is any opening inform me. Email:adsenthil@rediffmail.com
  8. A

    What's the purpose of DFT (design for test)?

    Re: DFT :design for test Hai this pdf also give some idea about DFA
  9. A

    How to work with Cadence NC-Verilog?

    Cadence Ncverilog Hai friends Currrnetly im working on ncverilog,im new to this so could u help me how to work with cadence nc verilog.or send the releated documents.
  10. A

    Difference Between NC Verilog ,VCS and Modelsim

    vcs verilog Hai friends Can any one tell me the difference between those simulator tools and which level they use those tools.If there is any document send to my email id Email ID :adsenthil@rediffmail.com
See more

Part and Inventory Search

Back
Top