Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
the clock and the data (output of the lfsr and the 1 clock bit) will have skews associated with them. This skew will result in the arrival of the signals to the multiplexer being different, which could result in very narrow pulses (glitches) being produced during the switch between the two...
Well it might be possible to create an lfsr structure that produces two bits of the operation in one clock cycle. Then shift the lfsr by two bits instead of 1 to insert the two bits. A second parallel register just loads the 1 bit shifted data (or just the serial output bit). At this point you...
What kind of help?...I doubt you'll find anyone here who will code this for you, unless you pay them their consultant fee (myself included).
Be more specific in your question and ask what is it that you are having a problem with. So far the top level block doesn't say much except what you have...
If malikhaled comes back and says it builds than the other drawback is the pins on the UN-bonded I/O aren't connected to any package pins. So the design will "fit" in the part/package but is not usable.
Get a Xilinx Platform cable: http://www.xilinx.com/products/boards-and-kits/HW-USB-II-G.htm
I seriously doubt this would work. I'm pretty sure chipscope requires the Xilinx cable to communicate with the core as the instructions involved are all custom. I'm sure a custom driver could be...
Instantiate it in the top level file and hook it up to your 8051 core.
Assuming you have a top level file...you didn't just compile the 8051 core directly as the top level did you?
If you don't have a top level file now is the time to create one :-)...
And as you seem to be very new to this...
So you haven't instantiated the RAM yet?
Well instantiate a coregen RAM with the .coe file used to initialize it.
Or is it you don't know how to get the .coe file into the RAM?
If you used coregen to build the RAM there should be an option to read a .coe file to initialize the RAM. Then...
I'm not at all sure what you're asking here.
Are you looking to use USB to communicate with the Chipscope cores? The Chipscope cores are connected to the internal JTAG bus and there is no support for using USB to communicate with the cores.
You have to connect to the JTAG port of the FPGA to a...
add a .0 to the 1000 used for division
i.e. round_off = a_temp / 1000.0;
as written before you were performing an integer divide and assigning it to a real, so of course you get a 0 answer.
try adding "" around the inc.v and path information on where it's located. i.e. `include "../../some_path/inc.v"
for modelsim this path will be relative to the current directory modelsim is running from.
Unless all your files are co-located in the simulation directory it probably won't find the...
There is a limit to how big a design the PE student edition will support and run at its full potential. Once your design gets too big well it will slow down.
Only fix would be to either a) optimized the design so it is smaller or b) do sub module simulations only.
Tricky,
begin
-- Procedural Call --
Load_ROM(mem);
I think bachoo was trying to initialize the ram using this procedure like a SW call. I think bachoo thinks in SW terms and VHDL looks like SW so it must be just like C. ;-)
Most of the energy from the sun is infrared...
https://en.wikipedia.org/wiki/Infrared
This infrared is what drives a large portion of the weather on the earth.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
