Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by adnan

  1. A

    Layout dependance of the matching parameters

    dick_freebird, The reason is that the mismatch parameters from the fab is for "the matching of two identically designed elements located close to each other" and not for interdigitated, centroide or waffle. My layout will be done interdigitated, centroide or waffle. So I would like to convert...
  2. A

    Layout dependance of the matching parameters

    Any idea by how much Delta(VT) differs in the 3 cases?
  3. A

    Layout dependance of the matching parameters

    The matching parameters document provided by the foundry states that these parameters are for "the matching of two identically designed elements located close to each other". It is logic to think that two large transistors laid out in 3 ways: One close to the other, interdigitated, or...
  4. A

    How many Monte Carlo runs should be done and what's the minimum success percentage?

    Re: Monte Carlo runs Thank you Frankliner. The design is a sample and hold circuit. If out of 1000 runs, I have, let's say, 50 runs where the output is not stable (oscillates) and the remaining runs result in good Harmonic distortion figure. Is that considered acceptable or good circuit?
  5. A

    How many Monte Carlo runs should be done and what's the minimum success percentage?

    I designed an analog circuit and I am running Monte Carlo analysis. 1. How many Monte Carlo runs are assumed to be sufficient? 2. What of the minimum percentage of successful runs (runs with good results) to consider the circuit is OK?
  6. A

    Measure the quality of rectification circuit

    I designed an analog integrated circuit that samples and holdsthen rectifies a signal. To measure the quality of sample and Hold I consider THD below half of the sampling frequency. My question is how to measure the quality of the rectified signal? Any help is appreciated.
  7. A

    How I can purchase one license of Cadence?

    cost of 1 cadence license Bundle of 20 licenses for example means 20 licenses of each tool.
  8. A

    How I can purchase one license of Cadence?

    purchase cadence Thank you sreevyas for the information. there is no Cadence distributor in my country. It is in France. However, I heard they don't sell one license, only bundle.
  9. A

    How I can purchase one license of Cadence?

    cadence license How I can purchase one license of Cadence?
  10. A

    Typical threshold voltage variation- Monte Carlo

    threshold voltage rel_variation Thank you kishore2k4. Can you please elaborate more as I am not familiar with statistics? my tool command syntax is as follow: .param VTH0=gauss(nominal_val, rel_variation, sigma) if VTH0 nominal is 500 mV, and based on your reply, sigma=1.7mV (0.34% of 500 mV)...
  11. A

    Typical threshold voltage variation- Monte Carlo

    statistical, threshold voltage variations My simulator doesn't support Monte Carlo analysis as Cadence. However it allows sweeping parameter values that are chosen based on statistical variations. For example, it can vary the threshold voltage VTH using random values chosen by probability...
  12. A

    Fedora Core 6 and IC Design Tools

    fedora ic design Is RHEL 3.0 compatible with ic5.033? if yes, does need any special change or setup?

Part and Inventory Search

Back
Top