Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello, one question when we use Dual port BRAM as a interface to DDR3, A side port can be 8 bit port and B side port 128bits, and address respectively 11bits and 8bits, when FrameValid and LineValid is ON, data is available, so that time address increase to 1, and write enable is 1 when data...
Hello dear gurus!
In Datasheet of Artyx7 XC7A100T has 270 18KB blocks
to save image frame from camera needed 9 830 400s (1280x960x8) bit but cannot make Bram IP, can save little more than 4 915 200s (1280x960x4) but
8x1024 is equal 1KB
8x1024x270 is equal 2 211 840bits
So
Saved 4 915...
Re: Error :Syntax error near "module"
Yes, now i have a lot of time, due to the covid19. Will learn Verilog as I will print it out.
one questioin is in shortest time need to be find.:
is equal to VHDL folowing code ??? :
- - - Updated - - -
equal or not?
Yes, now i have a lot of time, due to the covid19. Will learn Verilog as I will print it out.
one questioin is in shortest time need to be find.:
is equal to VHDL folowing code :
Re: Error :Syntax error near "module"
i create VHDL file and paste verilog code. thanks
- - - Updated - - -
I think , i make it working.
but here is other problem,
The VHDL concatenate operator is ampersand (&) and what is analogue in Verilog ? or how to do ?
How to add...
Hello, hope everything goes well, and covid19 will stop soon..
I am very new in Verilog, use xilinx vivado 19., want to add ddr3. what a problem cannot understand.. clock wizard and mem modules done normally step by step as in instruction..code i got from...
I found one code,but it even simple said in website i got it, doesnot work, led_calib is on, but led_pass not on, if even leds how "10101.." i could make counter for address and etc. I have only one chip so (no chip select). could some one tell me what problem is here ?
module dram_fifo (...
Hello dear Gurus and normal guys.
I have a question : When i connect camera 8 bit to the
Artix 7 (XC7A100T 18kb bram -270 36kb bram-135 max kb-4,860)
i can use BRAM for camera 640x480x8 8bit,when framevalid and linevalid on, counter starts to work and make address,wr enabled then on camera...
Dear all Gurus and just good guys!
Pls tell me what's wrong with my code, top level file is in VHDL , lower level file is Verilog,why i get this kind of error ?
I remember that VHDL and Verilog works well in my old projects and this is not reason.
ERROR:HDLParsers:709 -...
Please VHDL Guru's i got 8 rows Bayer signal from MT9 parallel data camera , could someone help me or share VHDL code to convert from Bayer pattern to RGB ?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.