Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i recently came across a question where a waveform is given which constitutes of a clock a input and an output. we are asked to design the circuit for it.
the waveform is like the clk is running, and after the posedge of the clock the input is on for 3 clock cycles and the ouput is on after the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
