Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thankyou for replying!
So, how to place the cell, how will it understand that cells will be placed at the tap.
I mean what pattern to be used or where exactly to place.
While streaming in the gds file (generated by innovus), I am not able to see all the layers even the metal connection are missing only the drawing of outline are present.
What can be the issue?
Actually I created a copy of it and then edited it.
Also I am not able to get the technology file and macro file of same IP.
That's why I tried that approach.
Can you help me with the files?
I have access to Cadence with help of my college.
The files we are using is .
1. header5_V55.lef
2. fsa0m_a_generic_core.lef
3. FSAOM_A_GENERIC_CORE_ANT V55.lef
4. foaDa_o_t33_generic_cd_jo.lef
5. FOA0A_O_T33_GENERIC_CD_IO_ANT_V55.lef
Thankyou
What are we doing?
- we are trying to design an ALU. (From LVS to gds)
Where do these files come from?
- These lef files are taken from UMC_180nm_Sansh Pdk ( from io as well as std cells)
And the last answer ... We are working with an academic technology.
Thankyou
Hii, Thankyou for the response. Can you let me know about all the 5 suspicious things.
Also I deleted the metal6 layer in my .lef file and I was able to run the Innovus and get some output. Is it correct way to do?
Also how can we generate .io file using Innovus?
Thankyou
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
