Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by abdullah.jar

  1. A

    How to design programable counter as divider at 0.35u

    hi paramis if you want vhdl code i can help eg if your clock is 50MHz i can divide it to to 1hz
  2. A

    cmos circuits: p/n ratio for minimum average delay pleas help

    Hi everybody. im new here and i hope i can get help my problem is how to prove that the best P/N ratio for minimum avearge delay is √(µ) i proved that for inverter but i cant for NOR2 or NAND2 any help pleas showing solution stips thank you ps: what section in this forum for vlsi :-(:-(:!:
See more

Part and Inventory Search

Back
Top