Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i need to design a differential amplifier that is immune for 1/f noise. The differential amplifier stage should use active load and no ideal current source is allowable to be used. The maximum power consumption for the amplifier should not exceed 75 µW. The minimum gain required for the...
The differential amplifier stage can be implemented using PMOS input differential pairs or using NMOS input differential pairs. Can you tell the difference between them and the advantages and disadvantages of both approaches. , can you tell me what do you prefer in designing the differential...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
