Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
For the following code:
MUL AX, BX, CX
OR EX, BP, AX
Load DX, 0 (CX)
Load EX, 0 (DX)
ADD DX, DX, EX
Store DX, 1 (CX)
Store EX, 1 (DX)
assuming an un-pipelined processor.what is the number of stages for each instruction?
I need some help,,,can
For the following code:assuming an un-pipelined processor :
MUL AX, BX, CX Number of Stages=
OR EX, BP, AX Number of Stages=
Load DX, 0 (CX) Number of Stages=
Load EX, 0 (DX) Number of Stages=
ADD DX, DX, EX Number of Stages=
Store DX, 1 (CX) Number of...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
