Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
According to Gate-Level Simulation Methodology by Cadence:
"The -notimingchecks option turns off all timing checks. Because the timing checks have been turned off, any calculation of delays that would normally occur because of negative limits specified in the timing checks is disabled"
"You can...
Interview question:
I have a systemverilog based class as following:
class A;
rand n;
constraint c:{n>=10 &&n<=15};
bit [31:0] arr[$];
randc [31:0] data;
endclass
In this case 'n' is the size of the dynamic array arr. And the question is how to write a method to create the array so that all...
Hi,
I was asked a question during an interview for a physical design position: how many tracks do you have in your design in a specific project. (I used Encounter as PNR tool)
Can anyone please give an explanation of what a 'track' is and why it is introduced by the EDA tool?
Thank you all.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
