Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Analog will never goes die. New application coming in which require fast speed and high bandwidth can only be satisfied with analog circuits. But I do believe analog designer in the future might need to involve in digital design as well as the system getting more and more digital.
**broken link...
There is a equilvalent HDL entry in analog design, which is verilog-A. It can be used in spectre simulator to model analog blocks such as op-amp, comparator, etc. The detail analog design flow can be found at :
**broken link removed**
I think razavi book has covered a good portion on introduction to layout. "The art of analog layout" by Alan Hasting is of course all time favourite
Analog Circuit Design Textbooks | Circuit Design World
We can create a schematic from a spice netlist. In the CIW windows, go to File -> Import -> SPice. Fill up the input, oputput and devicemap file sections. As explained in more detail in the following website.
How to create a schematic from spice netlist | Circuit Design World
I believe you have used the wrong map file? So they are mapped to the wrong layers in virtuoso. You may refer to this site for further details on how to import GDS file from SOC encounter to Virutuoso.
How to stream-in gds file from SOC encounter to Virtuoso | Circuit Design World
I think you are using the wrong map file. The flow is basically correct. You can go through the steps descibed in this site:
How to stream-in gds file from SOC encounter to Virtuoso | Circuit Design World
The flow is perfectly correct. I have found a similar flow in another link, and follow through it successfully.
How to include a spice netlist and simulate it in spectre environment | Circuit Design World
It is indeed possible to use spice netlist generated from verilog code and simulate it together with analog blocks. You can create a symbol to represent the spice netlist, modify the CDF parameters, and include the digital cell spice netlist in the model library. Then you can run the simulation...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.