Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
When doing a PLL Phase noise analysis, I know reference noise within the loop BW is enhanced 20 log N, but in a digital PLL with a PFD, when the mfg supplies the noise floor or figure of merit, is the PN within the loop BW (enhanced) simply added to the phase detector noise, or is the phase...
which is what I am attempting to figure out. I did it exactly per the book, rechecked to make sure I selected the correct footprint several times.....I'll rechecked and still cannot find an error in my work. I even created a simple connector only schematic with all the pins grounded. Ran a...
Greetings, I'm new to this forum but already find it a wealth of knowledge. I'm teaching myself Capture Orcad with the free demo version, Lite. I'm working thru the Mitzner book and in the example laying out a simple op amp circuit, with a 6 pin connector, I cannot place the conn6...
Thanks, Actually all I'm trying to do is open the library to see what other .S2P models are provided.
-If there is a way to copy an S2P file, change the S-Parameters, and rename it for whatever transistor I want to use in a design, better yet.
-Is there a way to list the contents of the...
Hello everyone, I'm new to these boards. I'm an experienced RF engineer, but just now learning ADS after years of touchstone, libra, AWR etc. I originally posted this question in EDA forum, then found this forum and wonder if my question is better suited here. Thanks in advance for what I...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
