Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello, I'm fairly new in this Synopsys world.
I had a chance to use DC and ICC a lot these days, and am trying to validate my design.
Wrote in verilog, through DC, to ICC.
So I have a question and had nowhere to ask other than this place here..
I know there's lot of requirements to be met in...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
