Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Yes, That's a good way.
However, a new problem's coming. Could you give me some hint for solving it?
I tried to use FPGA to generate a pulse as an input to a PCB design. The design is an amplifier using BJT transistor.
But less than 0.7 V pulse can be transmitted to the board. How can I amplify...
Hi, for testing another circuit, I have to generate pulse with 1ns pulse width.
My basic idea is to input 2 signals into Xor gate. one is origin signal and another is delayed signal. I think the delay can be realized by several inverters.
I use Spartan 3E which has 50Mhz internal clk source...
I'd like to update this case.
Indeed, i don't know the reason that part of devices are not recognized in schematic view while I generate layout devices automatically( from schematic view) in layout view.
However, I tried to create a new project and new schematic ( re-draw the schematic I...
Thanks for your reply. However, I'm still confused.
As you said, there's a device is not showed in schematic. But, I think it shows...Also, I can find it by click the device in layout ( and the device in schematic can be selected in the same time)..Also, the device name's showed in Navigator...
HI folks.
I'm new for layout design and I'm facing the problem about Unmatched Schematic instances in LVS.
I generate every single MOSFET by "selected from source" and a part of them is on this problem.
I checked every pins of them and I thought they are all right. And When I click" ZOOM" in...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
