Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Đô Đô

  1. Đ

    Cells in GSM

    I'm a newbie. How to distinguish cells from each other in GSM system ?
  2. Đ

    Can't plot waveform while simulating in cadence virtuoso IC 6.1.5

    Someone help me, I can't see the waveform when simulating ADE L
  3. Đ

    log2(n) in Verilog without using +, -, *, /, ** or $clog2

    My teacher asked about it, but I'm not sure either because the question is to find log2(x), where x is a 16bit unsigned number
  4. Đ

    log2(n) in Verilog without using +, -, *, /, ** or $clog2

    I used the priority encoder. So about calculating fractional part, do you have any idea ?
  5. Đ

    log2(n) in Verilog without using +, -, *, /, ** or $clog2

    Oh that's great, does this apply to numbers that are not divisible by 2, if i just take the integer ? So what's the working principle for it ?. And how am I going to do that? I am a beginner. Thank you
  6. Đ

    log2(n) in Verilog without using +, -, *, /, ** or $clog2

    I'm trying to write Verilog code to compute a base 2 log value of x, where x is an unsigned 16 bit number. At my teacher's request, I can't use Verilog's built-in function ($clog2) or built-in math operations like *, /, +, -, **. So it gives me a lot of trouble. Please help.
See more

Part and Inventory Search

Back
Top