Tab Content
More Activity
About dpaul

Basic Information

Areas of Interest
Area of specialization:
ASIC Design, PLD, SPLD, GAL, CPLD, FPGA Design, Microcontrollers
Optional Info
Location:
Germay
Interests:
Digital and Mixed-signal design
Occupation:
Engineer

Signature


.....yes, I do this for fun!

Statistics


Total Posts
Total Posts
983
Posts Per Day
0.27
General Information
Last Activity
Yesterday 16:01
Join Date
16th January 2008
Helpful Postings
Has Rated
36
Post Rated
Rated helpful 218 out of 218 times

8 Friends

  1. Anwesa Roy  Anwesa Roy is offline

    Member level 2

    Anwesa Roy
  2. DocIng  DocIng is offline

    Junior Member level 1

    DocIng
  3. fouwad  fouwad is offline

    Full Member level 3

    fouwad
  4. FvM  FvM is offline

    Super Moderator

    FvM
  5. guru2kiot  guru2kiot is offline

    Junior Member level 2

    guru2kiot
  6. hamidkavianathar  hamidkavianathar is offline

    Member level 4

    hamidkavianathar
  7. moh.haroun  moh.haroun is offline

    Full Member level 1

    moh.haroun
  8. ujas  ujas is offline

    Newbie level 4

    ujas
Showing Friends 1 to 8 of 8
 

Experience


Points
Points
6,797
Level
19
Points: 6,797, Level: 19
 
Level up completed
Level up completed
64%
Points required
253

Activity


Activity
22.0%
Activity last 30 days
32.0%
Activity last 7 days
34.0%

Points


All Points for user
Points for User
2,293
Points for Reputation
444
Points for every day since registration
1,825
Points for Friends
24
All Points for threads
Points for threads
357
Points for Threads
49
Points for tagging threads
277
Points for replies
31
All Points for posts
Points for Posts
4,132
Points for Posts
2,976
Helpful Answers
1,090
Solved Threads
66
All Points for miscellaneous
Points for Misc
15
Points for article in vBulletin Blog
15

Activities


25th November 2017
03:06 dpaul has earned 1 Points for User points

23rd November 2017
03:07 dpaul has earned 1 Points for User points

21st November 2017
03:07 dpaul has earned 5 Points for User points
03:07 dpaul has earned 3 Points for Posts points
03:07 dpaul has earned 1 Points for threads points

17th November 2017
03:06 dpaul has earned 1 Points for User points

16th November 2017
03:07 dpaul has earned 3 Points for Posts points
03:07 dpaul has earned 1 Points for threads points

15th November 2017
03:07 dpaul has earned 3 Points for Posts points
03:07 dpaul has earned 1 Points for User points

14th November 2017
03:07 dpaul has earned 3 Points for User points
03:07 dpaul has earned 20 Points for Posts points
03:07 dpaul has earned 2 Points for threads points

11th November 2017
03:06 dpaul has earned 1 Points for User points

10th November 2017
03:06 dpaul has earned 1 Points for threads points

9th November 2017
03:07 dpaul has earned 1 Points for User points

7th November 2017
03:07 dpaul has earned 3 Points for Posts points
03:07 dpaul has earned 2 Points for User points

3rd November 2017
03:06 dpaul has earned 3 Points for Posts points
03:06 dpaul has earned 1 Points for User points

Show Activities from all Users
View dpaul's Blog

Recent Entries

Using a Xilinx IP in your design without generating it using the Coregen flow.

by dpaul on 3rd July 2015 at 16:30
----------------------------------------------------------------------------------------------------
Using a Xilinx IP in your design without generating it using the Coregen flow.
----------------------------------------------------------------------------------------------------

I will take the example of the LogiCORE IP - AXI Interconnect v.1.06.a (DS768).

Consider the situation that you want to connect multiple masters and multiple slaves to a Xilinx

Read More

Categories
Uncategorized