Tab Content
More Activity
About dpaul

Basic Information

Areas of Interest
Area of specialization:
ASIC Design, PLD, SPLD, GAL, CPLD, FPGA Design, Microcontrollers
Optional Info
Location:
Germay
Interests:
Digital and Mixed-signal design
Occupation:
Engineer

Statistics


Total Posts
Total Posts
1,032
Posts Per Day
0.28
General Information
Last Activity
Today 09:30
Join Date
16th January 2008
Helpful Postings
Has Rated
37
Post Rated
Rated helpful 234 out of 234 times

8 Friends

  1. Anwesa Roy  Anwesa Roy is offline

    Member level 2

    Anwesa Roy
  2. DocIng  DocIng is offline

    Junior Member level 1

    DocIng
  3. fouwad  fouwad is offline

    Full Member level 3

    fouwad
  4. FvM  FvM is offline

    Super Moderator

    FvM
  5. guru2kiot  guru2kiot is offline

    Junior Member level 2

    guru2kiot
  6. hamidkavianathar  hamidkavianathar is offline

    Member level 4

    hamidkavianathar
  7. moh.haroun  moh.haroun is offline

    Full Member level 1

    moh.haroun
  8. ujas  ujas is offline

    Newbie level 4

    ujas
Showing Friends 1 to 8 of 8
 

Experience


Points
Points
7,114
Level
20
Points: 7,114, Level: 20
 
Level up completed
Level up completed
10%
Points required
636

Activity


Activity
33.0%
Activity last 30 days
53.0%
Activity last 7 days
47.0%

Points


All Points for user
Points for User
2,370
Points for Reputation
476
Points for every day since registration
1,870
Points for Friends
24
All Points for threads
Points for threads
373
Points for Threads
49
Points for tagging threads
293
Points for replies
31
All Points for posts
Points for Posts
4,356
Points for Posts
3,120
Helpful Answers
1,170
Solved Threads
66
All Points for miscellaneous
Points for Misc
15
Points for article in vBulletin Blog
15

Activities


23rd February 2018
03:06 dpaul has earned 3 Points for User points
03:06 dpaul has earned 11 Points for Posts points

22nd February 2018
03:07 dpaul has earned 3 Points for Posts points
03:07 dpaul has earned 1 Points for threads points

21st February 2018
03:08 dpaul has earned 3 Points for Posts points
03:08 dpaul has earned 1 Points for threads points
03:08 dpaul has earned 1 Points for User points

20th February 2018
03:07 dpaul has earned 1 Points for User points

18th February 2018
03:06 dpaul has earned 1 Points for User points

15th February 2018
03:06 dpaul has earned 8 Points for Posts points
03:06 dpaul has earned 3 Points for User points

14th February 2018
03:07 dpaul has earned 3 Points for User points
03:07 dpaul has earned 14 Points for Posts points
03:07 dpaul has earned 1 Points for threads points

11th February 2018
03:06 dpaul has earned 1 Points for User points

10th February 2018
03:06 dpaul has earned 3 Points for Posts points
03:06 dpaul has earned 2 Points for threads points

9th February 2018
03:07 dpaul has earned 1 Points for User points

7th February 2018
03:07 dpaul has earned 5 Points for Posts points
03:07 dpaul has earned 3 Points for User points

Show Activities from all Users
View dpaul's Blog

Recent Entries

Using a Xilinx IP in your design without generating it using the Coregen flow.

by dpaul on 3rd July 2015 at 16:30
----------------------------------------------------------------------------------------------------
Using a Xilinx IP in your design without generating it using the Coregen flow.
----------------------------------------------------------------------------------------------------

I will take the example of the LogiCORE IP - AXI Interconnect v.1.06.a (DS768).

Consider the situation that you want to connect multiple masters and multiple slaves to a Xilinx

Read More

Categories
Uncategorized