Tab Content
More Activity
About dpaul

Basic Information

Areas of Interest
Area of specialization:
ASIC Design, PLD, SPLD, GAL, CPLD, FPGA Design, Microcontrollers
Optional Info
Location:
Germay
Interests:
Digital and Mixed-signal design
Occupation:
Engineer

Signature


.....yes, I do this for fun!

Statistics


Total Posts
Total Posts
955
Posts Per Day
0.27
General Information
Last Activity
Yesterday 21:17
Join Date
16th January 2008
Helpful Postings
Has Rated
36
Post Rated
Rated helpful 215 out of 215 times

7 Friends

  1. Anwesa Roy  Anwesa Roy is offline

    Member level 2

    Anwesa Roy
  2. DocIng  DocIng is offline

    Junior Member level 1

    DocIng
  3. FvM  FvM is online now

    Super Moderator

    FvM
  4. guru2kiot  guru2kiot is offline

    Junior Member level 2

    guru2kiot
  5. hamidkavianathar  hamidkavianathar is offline

    Member level 4

    hamidkavianathar
  6. moh.haroun  moh.haroun is offline

    Full Member level 1

    moh.haroun
  7. ujas  ujas is offline

    Newbie level 4

    ujas
Showing Friends 1 to 7 of 7
 

Experience


Points
Points
6,646
Level
19
Points: 6,646, Level: 19
 
Level up completed
Level up completed
43%
Points required
404

Activity


Activity
25.0%
Activity last 30 days
42.0%
Activity last 7 days
44.0%

Points


All Points for user
Points for User
2,252
Points for Reputation
438
Points for every day since registration
1,793
Points for Friends
21
All Points for threads
Points for threads
345
Points for Threads
49
Points for tagging threads
265
Points for replies
31
All Points for posts
Points for Posts
4,033
Points for Posts
2,892
Helpful Answers
1,075
Solved Threads
66
All Points for miscellaneous
Points for Misc
15
Points for article in vBulletin Blog
15

Activities


22nd September 2017
03:06 dpaul has earned 1 Points for User points

20th September 2017
03:07 dpaul has earned 3 Points for Posts points
03:07 dpaul has earned 1 Points for threads points
03:07 dpaul has earned 1 Points for User points

19th September 2017
03:07 dpaul has earned 1 Points for User points

16th September 2017
03:07 dpaul has earned 1 Points for User points

14th September 2017
03:07 dpaul has earned 6 Points for Posts points
03:07 dpaul has earned 1 Points for User points

13th September 2017
03:06 dpaul has earned 2 Points for User points
03:06 dpaul has earned 11 Points for Posts points

12th September 2017
03:06 dpaul has earned 5 Points for User points
03:06 dpaul has earned 25 Points for Posts points
03:06 dpaul has earned 2 Points for threads points

11th September 2017
03:06 dpaul has earned 8 Points for Posts points
03:06 dpaul has earned 3 Points for User points

9th September 2017
03:06 dpaul has earned 3 Points for Posts points

8th September 2017
03:06 dpaul has earned 1 Points for User points

7th September 2017
03:06 dpaul has earned 6 Points for Posts points

6th September 2017
03:06 dpaul has earned 1 Points for User points

5th September 2017
03:06 dpaul has earned 8 Points for Posts points

Show Activities from all Users
View dpaul's Blog

Recent Entries

Using a Xilinx IP in your design without generating it using the Coregen flow.

by dpaul on 3rd July 2015 at 16:30
----------------------------------------------------------------------------------------------------
Using a Xilinx IP in your design without generating it using the Coregen flow.
----------------------------------------------------------------------------------------------------

I will take the example of the LogiCORE IP - AXI Interconnect v.1.06.a (DS768).

Consider the situation that you want to connect multiple masters and multiple slaves to a Xilinx

Read More

Categories
Uncategorized