Rules | Recent posts | topic RSS | Search | Register  | Log in

Verilog versus VHDL

 
Post new topic  This topic is locked: you cannot edit posts or make replies.    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Author Message
FORUM_RULES



Joined: 16 Aug 2004
Posts: 100003


Post23 Nov 2004 20:50   Verilog versus VHDL

This old debate about who uses what has been posted many times here, and a lot of opinions about this issue can be found on forum. A simple search will guide you. If you are interested in this, please read or reply in old topics, do not start a new one.

Here's an article about Verilog vs. VHDL:
VHDL & Verilog Compared & Contrasted
Plus Modeled Example Written in VHDL, Verilog and C
http://www.angelfire.com/in/rajesh52/verilogvhdl.html
Back to top
Post new topic  This topic is locked: you cannot edit posts or make replies.    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Page 1 of 1 All times are GMT + 2 Hours


Abuse
Administrator
Moderators
topic RSS 
sitemap