Rules | Recent posts | topic RSS | Search | Register  | Log in

Inter-connection Cap v.s. Gate-source Cap

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
davyzhu



Joined: 23 May 2004
Posts: 521
Helped: 3
Location: oriental


Post25 Oct 2004 8:45   Inter-connection Cap v.s. Gate-source Cap

Hello all,

I encounter a problem when I use a CMOS model (0.6um, China model) to simulate. My workmate use it to simulate asynchronous circuit. And I found the the calculation equation of the rise time do not include gate-source (or gate-drain) capacitor. I guess the Inter-connection (i.e. between two mos stage ) capacitor outweight gate-source (or gate-drain) capacitor, therefore the Cgs is neglected.

I remember the Cgs is about less than 1pF and how about the normal inter-connection capacitor in 0.6um?

The same question about the two capacitors in 0.18um and 0.13um?

Regards,

Davy Zhu


Last edited by davyzhu on 25 Oct 2004 10:26; edited 1 time in total
Back to top
borodenkov



Joined: 02 Mar 2004
Posts: 129
Helped: 11


Post25 Oct 2004 9:02   Inter-connection Cap v.s. Gate-source Cap

which model are you using?
Back to top
Hughes



Joined: 10 Jun 2003
Posts: 712
Helped: 84


Post25 Oct 2004 14:26   Inter-connection Cap v.s. Gate-source Cap

Interconnection capacitance is dependent the layout. It is not included in the mosfet model.
Back to top
qutang



Joined: 25 Oct 2004
Posts: 315
Helped: 6


Post25 Oct 2004 15:12   Inter-connection Cap v.s. Gate-source Cap

it's Cgs,the effect is heavy.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap