| Author |
Message |
nks7
Joined: 22 Sep 2004
Posts: 34
|
 22 Oct 2004 12:06 delay minimization |
|
|
|
| how to minimize delay in an inverter cascade
|
|
| Back to top |
|
 |
hxnudt
Joined: 25 Feb 2004
Posts: 13
|
| 23 Oct 2004 13:30 delay minimization |
|
|
|
the principle is "fanout 4",see more information in the recommended book
digital integrated circuits
JAN M.RABAEY
Berkeley
|
|
| Back to top |
|
|
cdncrk
Joined: 24 Oct 2004
Posts: 21
Helped: 10
|
| 24 Oct 2004 6:33 Re: delay minimization |
|
|
|
| w/l increase by a factor of e
|
|
| Back to top |
|
|
sylvacocrk
Joined: 24 Oct 2004
Posts: 18
|
| 24 Oct 2004 6:49 Re: delay minimization |
|
|
|
| w/L of next step is 3time s the previous one
|
|
| Back to top |
|
|
AartDeGeus
Joined: 20 Oct 2004
Posts: 35
Helped: 5
|
| 24 Oct 2004 7:44 Re: delay minimization |
|
|
|
| nks7 wrote: |
| how to minimize delay in an inverter cascade |
it's interesting ! a new way of spam by asking stupid question
|
|
| Back to top |
|
|
