Rules | Recent posts | topic RSS | Search | Register  | Log in

integrator settling time

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design
Author Message
cjupiter



Joined: 10 May 2004
Posts: 45
Post12 Oct 2004 11:08   integrator settling time
How could i simulate and hence work out the settling time of a switched capacitor integrator using spice?

Thanks
Back to top
eda4you



Joined: 17 Sep 2002
Posts: 283
Helped: 17
Post12 Oct 2004 16:20   Re: integrator settling time
the seetling time isn't defined very well. in normal sc design usually the settling time is said top be 5-7 times of tau (=RC). Depending to the resolution you need.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap