Rules | Recent posts | topic RSS | Search | Register  | Log in

Can you help me to analyze this circuit

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design
Author Message
Jenifer_gao



Joined: 14 Jun 2004
Posts: 38
Post05 Oct 2004 4:07   Can you help me to analyze this circuit
Hi All:

I am doing an analysis of a readout circuit for cmos image sensor, which is shown in the attachment. By controlling the reset and signal transmission gate, the reset signal and photo signal can pass to the C1 at the different time. If we assume that the transistor above the C2 is firstly turned on by applying an amp_reset, and then de-active. The reset transmission gate is turned on later. Finally the signal transmission gate is turned on. As shown in the attachment the final output of this circuit is: Vreset - Vsignal
and it satisfies:

Vreset - Vsignal = (C1/C2)(signal - reset) + ref

I tried to derive this equation, but I failed, if anybody can show me how to get it. Thanks.

Jenifer

Sorry, but you need login in to view this attachment
Back to top
flatulent



Joined: 19 Jul 2002
Posts: 4856
Helped: 292
Location: Middle Earth
Post05 Oct 2004 5:00   Re: Can you help me to analyze this circuit
Something is not right in the schematic. The two analog transmission gates are in parallel and so one is redundant. Perhaps one should go to ground instead of the signal input.
Back to top
radiohead



Joined: 13 May 2004
Posts: 326
Helped: 21
Location: Heart of Europe
Post05 Oct 2004 16:26   Re: Can you help me to analyze this circuit
I agree. Moreover, this needs to be a switched capacitor circuit. Otherwise offset currents will nuke the opamp annex Gm stage.
Back to top
hanjiemy



Joined: 11 Jun 2004
Posts: 54
Post10 Oct 2004 9:31   Can you help me to analyze this circuit
I think it looks like a integral ADC cell.
t1 t2 C1 C2 ref...wait
Back to top
cetc1525



Joined: 08 Oct 2004
Posts: 177
Helped: 3
Post10 Oct 2004 13:59   Re: Can you help me to analyze this circuit
this is a interesting schematic.it can reduce the offset of input.
Back to top
amraldo



Joined: 29 Aug 2004
Posts: 255
Helped: 23
Location: egypt, cairo
Post11 Oct 2004 9:29   Re: Can you help me to analyze this circuit
u r using correlated douple sampling technique
there is no problem in using the two transmission gates as they operate indifferent times
ur circuit is a negative gain amplifier
it will be better if u send timing diagrams of input & output
Back to top
eda4you



Joined: 17 Sep 2002
Posts: 283
Helped: 17
Post12 Oct 2004 16:32   Re: Can you help me to analyze this circuit
I've designed one time a sc int with two switches (transmission gates) in parallel. The reson was to speed up settle time (both switches on) and after the fast settling phase the one got off while the other switch (the smaller one) is still on. after some time it got also off. The reason for this strange design was to decrease charge injection (the smaller the w*l of the transistor the smaller the effect)
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap