Rules
|
Recent posts
|
topic RSS
|
Search
|
Register
|
Log in
How to apply external signal to simulate jitter of PLL?
EDAboard.com Forum Index
->
Analog Circuit Design
Author
Message
wolf001
Joined: 09 Sep 2004
Posts: 27
Helped:
1
Location: shanghai,china
24 Sep 2004 4:09
How to apply external signal to simulate jitter of PLL?
How to apply external signal to simulate jitter of PLL? Could anyone tell me?Thanks.
Back to top
tlihu
Joined: 02 Jan 2002
Posts: 620
Helped:
5
24 Sep 2004 4:27
How to apply external signal to simulate jitter of PLL?
One way is to add small pulse to power.
Back to top
EDAboard.com Forum Index
->
Analog Circuit Design
Page
1
of
1
All times are GMT + 2 Hours
Abuse
Administrator
Moderators
sitemap