Rules | Recent posts | topic RSS | Search | Register  | Log in

noise analysis of the flip around S/H circuit?

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design
Author Message
tumati



Joined: 18 Sep 2004
Posts: 9


Post18 Sep 2004 8:13   noise analysis of the flip around S/H circuit?

How do I do hand calculation for the flip around Sample and Hold circuit? We generally use KT/C to estimate the noise of the switched capacitor circuit, but what is the more accurate analysis for the noise output during the Hold Phase? the noise during the sample phase?
Thanks a lot.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design
Page 1 of 1 All times are GMT + 2 Hours


Abuse
Administrator
Moderators
topic RSS 
sitemap