electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

difference between buffer and signal and register andbus in
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> difference between buffer and signal and register andbus in
Author Message
ahmadagha23



Joined: 04 May 2004
Posts: 187
Post08 Sep 2004 13:19   

difference between buffer and register
Hi dear friends
what is difference between buffer and signal and register and bus in vhdl?
thanks
Back to top
Google
AdSense
Google Adsense
Post08 Sep 2004 13:19   

Ads


Back to top
delay



Joined: 11 Jun 2004
Posts: 219
Helped: 3
Location: Van Allen Belt
Post14 Sep 2004 14:44   

Re: difference between buffer and signal and register andbus
Buffer is a port type, signal is the physical medium for connectivity, register is syncrhonous logic device and bus is not a VHDL specific reserve word, it could mean a vector. A comparison of these will be simply obscure as these are very much uncorrelated.
Back to top
ashishjindal76



Joined: 05 Dec 2003
Posts: 78
Post15 Sep 2004 8:14   

difference between buffer and signal and register andbus in
hi

think logically, buffer is nothing but an amplifier or repeater providing u a unit delay and improves the fanout., register is 1 bit storage element and is a building block for memories, lut etc, etc.. signal is an interconnect device just like a wire which neither stores any data, nor it provides any delay and at the output, output changes as soon as the input changes which means that it is non triggered device and bus is a bunch of wires.

ashish
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> difference between buffer and signal and register andbus in
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
difference between clock buffer and ordinary buffer (7)
Difference between Buffer and clock Buffer (6)
Difference between Register file and SRAM (3)
difference between digital signal and discrete time signal (3)
difference between small signal and large signal (7)
difference between a digital signal and discrete signal? (1)
what's the difference of register file and register (2)
Difference between Signal Integrity and Crosstalk? (3)
What is the difference between TMDS and LVDS signal ? (2)
What's difference between impulse and white noise signal? (6)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS