Rules | Recent posts | topic RSS | Search | Register  | Log in

confused with the LPF post-sim

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
neo



Joined: 19 Aug 2004
Posts: 57
Location: Beijing


Post20 Aug 2004 3:51   confused with the LPF post-sim

i am designing a 4 order butterworth LPF these days with the cut-off freq. of 10megaHz. but i am really confused when doing the post-simulation. Crying or Very sad u know i am a new new new new designer in this major. Razz using the calibre RCC extraction type, i found the cut-off freq. dropped down to nearly 8megaHz, ok, i came back to my layout and modified all the skinny metal more wider i could, the GND metal for instance. but no lucky things happen to me. could u guys tell me what can i do next. what kind of parasitics that affect the cut-off freq. most and where are they. thanks a lot.
Back to top
Mazz



Joined: 03 Nov 2001
Posts: 523
Helped: 60


Post20 Aug 2004 8:55   Re: confused with the LPF post-sim

You should look first at metal connections of you RC poles. The parasitic capacitor of this connection is in shunt with the real cap, decreasing the cut off.
You can also extract only one net (the one you suspect gives more contribution), adding some pins to the layout, and veryfy your suspects.
Mazz
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap