Rules | Recent posts | topic RSS | Search | Register  | Log in

In IO pad, why do we need a floating Well?

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
bluestatic



Joined: 04 Aug 2004
Posts: 28


Post13 Aug 2004 10:53   In IO pad, why do we need a floating Well?

A lot of IO design use floating Nwell on the PMOS output transistors. For input IO cell, I guess this is to do with 5V tolerance. But why do we need a floating Nwell in output cells.
Any one got a clear picture on this issue?
Back to top
Colbhaidh



Joined: 10 Aug 2004
Posts: 151
Helped: 16


Post15 Aug 2004 16:47   Re: In IO pad, why do we need a floating Well?

For 3.3Volt logic IO,s that need to be 5Volt tolerant, a way of ensuring that the PMOS gate oxide never sees 5.5Volts across it is to use floating wells.
Back to top
sunking



Joined: 25 May 2004
Posts: 914
Helped: 46


Post16 Aug 2004 4:30   Re: In IO pad, why do we need a floating Well?

http://patimg1.uspto.gov/.piw?docid=US006545506&PageNum=2&IDKey=53466D63A704&HomeUrl=http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2%2526Sect2=HITOFF%2526p=1%2526u=/netahtml/search-bool.html%2526r=1%2526f=G%2526l=50%2526co1=AND%2526d=ptxt%2526s1=6545506%2526OS=6545506%2526RS=6545506
Back to top
rambus_ddr



Joined: 26 Jun 2001
Posts: 119
Helped: 4


Post16 Aug 2004 5:44   Re: In IO pad, why do we need a floating Well?

For protecting the bonding wire connected with sub when bonding
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap