Rules | Recent posts | topic RSS | Search | Register  | Log in

BIST for I/Os circuits

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
rajesh13



Joined: 07 Jul 2004
Posts: 126
Location: Milky Way


Post10 Aug 2004 13:01   BIST for I/Os circuits

Does anybody have some info about the BIST (Built in self testing) for I/Os circuits.
Back to top
brmadhukar



Joined: 21 Jun 2002
Posts: 844
Helped: 29


Post10 Aug 2004 15:18   Re: BIST for I/Os circuits

Hi,
NASA has some information about BIST for digital circuits. For analog design you would have to monitor the voltages at some specific points.
B R M
Back to top
yjkwon57



Joined: 31 Jul 2004
Posts: 221
Helped: 21


Post10 Aug 2004 21:34   Re: BIST for I/Os circuits

Hi~~

The BIST is used for convenient testing of some regular digital logic, such as memories. I have never heard the BIST to be used in the analog circuit testing. But, I do not mean any built-in alnalog test circuit cannot be integrated into the analog IC. If so, it will be fantastic.

Bye~~
Back to top
bluestatic



Joined: 04 Aug 2004
Posts: 28


Post15 Aug 2004 16:42   Re: BIST for I/Os circuits

OK, if you are just talking about the normal IO pad cell, in their testing, the electrical specification is more important, which means most of the time you have to generate test vector to measure Voh Vol, leakage current etc.
If you refer to a wider range of IO, for example, high speed interface IO, for all these analog block, sometimes designer will build in BIST circuit, which used for testing in FAB.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap