Rules | Recent posts | topic RSS | Search | Register  | Log in

what is Dielectric breakdown

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
rajesh13



Joined: 07 Jul 2004
Posts: 126
Location: Milky Way


Post04 Aug 2004 11:49   what is Dielectric breakdown

What are the different ways in which a dielectric can brek down. Is dV/dt is one of the reason for the breakdown of Gate dielectric oxide. Question
Back to top
eblue



Joined: 03 Aug 2004
Posts: 28


Post04 Aug 2004 12:28   Re: what is Dielectric breakdown

This is very interesting question. I think there are some reversable dielectic break down condensators.
dV/dt is not the main reason. It is the maximal voltage value and duration of it.

eblue
Back to top
Hughes



Joined: 10 Jun 2003
Posts: 715
Helped: 85


Post05 Aug 2004 2:03   what is Dielectric breakdown

It is not dV/dt, but dV/dx, or electric field.
Back to top
rajesh13



Joined: 07 Jul 2004
Posts: 126
Location: Milky Way


Post06 Aug 2004 7:05   Re: what is Dielectric breakdown

Hughes wrote:
It is not dV/dt, but dV/dx, or electric field.


No, It is dV/dt. I am refering to transient dielectric breakdown phenomenon.
Back to top
ptoo30



Joined: 07 Apr 2002
Posts: 57


Post06 Aug 2004 12:50   Re: what is Dielectric breakdown

its reliability issue. the fowler nordheim current pull the moving ion in sio2. and trap the ion. it causes current path in sio2. so voltage stressed to sio2 and time are some function of breakdown of gate oxide.
Back to top
rajesh13



Joined: 07 Jul 2004
Posts: 126
Location: Milky Way


Post06 Aug 2004 12:55   Re: what is Dielectric breakdown

ptoo30 wrote:
its reliability issue. the fowler nordheim current pull the moving ion in sio2. and trap the ion. it causes current path in sio2. so voltage stressed to sio2 and time are some function of breakdown of gate oxide.


could you elaborate some more about fowler nordheim current. What does it mean. So after the trapping of some ions, will the dielectric will start conducting current.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap