Rules | Recent posts | topic RSS | Search | Register  | Log in

DFM guidelines for cmos process.

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
rajesh13



Joined: 07 Jul 2004
Posts: 126
Location: Milky Way


Post03 Aug 2004 10:11   DFM guidelines for cmos process.

Does anybody have DFM guidelines to be followed in normal cmos process.
Back to top
rajesh13



Joined: 07 Jul 2004
Posts: 126
Location: Milky Way


Post09 Aug 2004 12:43   Re: DFM guidelines for cmos process.

By DFM I mean design for manufacturability or equivalent is DFY (design for yield)
Back to top
modern_analog



Joined: 11 Jul 2004
Posts: 9


Post10 Aug 2004 0:48   Re: DFM guidelines for cmos process.

DFM requires that you take care of all the process variabilities and stuff like that in your design process itself. The idea is that process will shift and so you need to account for that (over the process lifetime)

See Ken Laker at Upenn. EE560. I forgot the link, search on google...
Back to top
rajesh13



Joined: 07 Jul 2004
Posts: 126
Location: Milky Way


Post10 Aug 2004 7:30   Re: DFM guidelines for cmos process.

Does any body have some documents related to this.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap