Rules | Recent posts | topic RSS | Search | Register  | Log in

a question about Hspice simulation

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
piao



Joined: 12 Feb 2003
Posts: 223
Helped: 7


Post28 Jul 2004 14:51   a question about Hspice simulation

Hi,

I have a question during Hspice simulation. I use .ic statement to set the value of the initial operating point, and in TRAN statement UIC options.

In Hspice user manual, it is said that if we use .OPTIONS OFF it will set all the nodes not set by .ic and .nodeset to 0.

However, during simulation, I found whatever the voltage I set to the node, if I use .OPTIONS OFF , this node will drop quickly to 0 with step I set in the TRAN statement. I am not sure what happens.

Who can help me to explain it? Thanks in advance.
Back to top
shiowjyh



Joined: 29 May 2003
Posts: 114
Helped: 1


Post29 Jul 2004 3:27   Re: a question about Hspice simulation

Have you suffer from convergence problem??
Try to use a ramp power instead, if you did have issue on it.

The insertion of initial condition is speed up your simulation time(initial DC operating point is not calculated) or get rid of convergence problem in some cases...
For a regular simulation, we hardly set any .ic or .nodeset or .options off... unless the convergence problem comes out.

Q:
1. Are you sure of the setting .ic is correct if option OFF is not apply?

2. It is ok on 2003.09 I tried, which version you are using?

Regards,
Back to top
piao



Joined: 12 Feb 2003
Posts: 223
Helped: 7


Post21 Aug 2004 6:39   a question about Hspice simulation

I did have convergence problem.

And I use a ramp power instead. what you mean is I need not use the .ic statement is I use a ramp power?

I am sure of the setting .ic is correct. and version is 2001.

So I am not sure how to solve the convergence problem in such situation.
Back to top
shiowjyh



Joined: 29 May 2003
Posts: 114
Helped: 1


Post23 Aug 2004 8:47   Re: a question about Hspice simulation

Please have your time to read over the contents in following link, and hope this can help you to solve convergence problem...

http://www.edaboard.com/ftopic50886.html

Regards,
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap