Rules | Recent posts | topic RSS | Search | Register  | Log in

Problem of LVS

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
arizona999



Joined: 25 Jul 2003
Posts: 28


Post22 Jul 2004 5:59   Problem of LVS

tried to use LVS function in c(at)dence, but did not get through.
The error is as if I can not create the netlisting file from extracted and schematics:

Running artist flat netlisting ...
Warning: Invalid cell view - 0(unknown)

did any body have this problem before? Please tell me how to solve it.

Thanks a lot.
Back to top
flyankh



Joined: 16 Feb 2004
Posts: 94
Helped: 2


Post22 Jul 2004 7:31   Problem of LVS

Why not use DRACULA or other tools?It's a more professional tools than Cadence in LVS.
Back to top
Serg_SV



Joined: 30 Jun 2004
Posts: 67


Post22 Jul 2004 12:09   Problem of LVS

Dracula? Who producer does this soft?
Back to top
shiowjyh



Joined: 29 May 2003
Posts: 114
Helped: 1


Post23 Jul 2004 8:29   Re: Problem of LVS

Guys,
DRACULA is the one you are doing LVS in C(at)dence... Crying or Very sad
Back to top
flyankh



Joined: 16 Feb 2004
Posts: 94
Helped: 2


Post23 Jul 2004 8:40   Problem of LVS

Don't cry,It's my fault.Smile

arizona,have you done it?
Back to top
arizona999



Joined: 25 Jul 2003
Posts: 28


Post24 Jul 2004 6:10   Re: Problem of LVS

flyankh wrote:
Don't cry,It's my fault.Smile

arizona,have you done it?


Thanks a lot.

No, I have not solved this problem yet. I just wonder if it is the c(at)dence configuration problem or my fault.
Back to top
Hughes



Joined: 10 Jun 2003
Posts: 715
Helped: 85


Post28 Jul 2004 10:20   Problem of LVS

Are you using divaLVS tools? Did you check the CDS_Netlisting_Mode environment variable?
Back to top
piao



Joined: 12 Feb 2003
Posts: 223
Helped: 7


Post28 Jul 2004 15:00   Problem of LVS

If you use divaLVS, do you have the ivpcell or auLVS and some other cell view for LVS in your corresponding pmos nmos views, there should not only a pmos/nmos symbol and spectre . spice views.

If you generate analog/digital netlist, you should set the CDS_Netlisting_Mode to generate m= or m is not effective.
Back to top
rajesh13



Joined: 07 Jul 2004
Posts: 126
Location: Milky Way


Post02 Aug 2004 10:06   Re: Problem of LVS

please check .simrc file in your area. I think you have not listed the view name whose netlist you want to produce.
Back to top
arizona999



Joined: 25 Jul 2003
Posts: 28


Post21 Aug 2004 8:48   Problem of LVS

I use layoutPlus to do the layout, I do not know if it is Dracula or davaLVS, who can tell me who to check it out? I am a new learner in this area.

Thanks a lot.
Back to top
Hughes



Joined: 10 Jun 2003
Posts: 715
Helped: 85


Post22 Aug 2004 23:59   Problem of LVS

Verification tool is different from layout tool. Dracula can run standalone with a GDSII input.

If you are using "Verify / Extract..." and "Verify / LVS..." menus to do LVS, you are using diva.
Back to top
Question



Joined: 11 Aug 2004
Posts: 76


Post24 Aug 2004 10:46   Problem of LVS

I can tell you a method, but I am not sure it is useful. First, you simulate your schmatic by spectre. Then change simulater to hspiceS, and ceate a netlist. Then change back the simulater to spectre, and receate the netlist. After do it, you can run your LVS again. good luck!!
Back to top
dragonwell



Joined: 31 Mar 2004
Posts: 28


Post01 Sep 2004 12:28   Re: Problem of LVS

I used to have the similar problem. Have set the env variable "CDS_Netlisting_Mode=Analog" already solved the problem. If you are running digital design, set the mode to Digital.

Hopefully can help a little.

Good luck!
Back to top
Hughes



Joined: 10 Jun 2003
Posts: 715
Helped: 85


Post01 Sep 2004 14:36   Problem of LVS

The words "analog" and "digital" sometimes are confused in terms of divaLVS. In fact, CDS_Netlisting_Mode should be set to Analog if the schematic is built with library analogLib. It should be set to Digital or null string if library sample is used rather than analogLib.
Back to top
DoctorX



Joined: 02 Sep 2004
Posts: 73
Location: USA


Post03 Sep 2004 22:37   Re: Problem of LVS

You should first identify to us what "Design Kit" you are using. If you are from university, I assume that you have either NCSU CDK or Cadence PDK. For NCSU CDK, before you get LVS, you should do:

1. run Verify/DRC in Virtuoso. Make sure it is violationfree. Otherwise it won't extract sometimes.
2. Run Extraction.
3. Run LVS. Make sure it is "Schematic against Extracted view", not Schematic against Layout, which is a common mistake. There is no circuit information in Layout view.

For NCSU CDK, three files are essential: divaEXT.rul, divaLVS.rul, divaDRC.rul, all under /local/techfile/. The rule files (if you have not tweaked them) are supposed to be applicable for all technologies, which is of course impossible. Tell me about your design kit, technology, or even tar me your design or a sample design by email, and I can look it over for you.


arizona999 wrote:
tried to use LVS function in c(at)dence, but did not get through.
The error is as if I can not create the netlisting file from extracted and schematics:

Running artist flat netlisting ...
Warning: Invalid cell view - 0(unknown)

did any body have this problem before? Please tell me how to solve it.

Thanks a lot.
Back to top
zx2051



Joined: 23 Oct 2003
Posts: 20


Post07 Sep 2004 14:09   Problem of LVS

use dracula ,it is good
Back to top
Question



Joined: 11 Aug 2004
Posts: 76


Post09 Sep 2004 2:50   Re: Problem of LVS

piao wrote:
If you use divaLVS, do you have the ivpcell or auLVS and some other cell view for LVS in your corresponding pmos nmos views, there should not only a pmos/nmos symbol and spectre . spice views.

If you generate analog/digital netlist, you should set the CDS_Netlisting_Mode to generate m= or m is not effective.


OK, I know it. It is the problem, thanks.
Back to top
Teddy



Joined: 15 Sep 2004
Posts: 281
Helped: 38


Post16 Sep 2004 23:01   Re: Problem of LVS

Well I guess it is about year too late but check the view list and a stop view
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap