| Author |
Message |
kamchor
Joined: 15 Jul 2004
Posts: 2
|
 16 Jul 2004 0:02 Looking for Layout/Design Guidelines on PLL in 90nm process. |
|
|
|
|
I am new to PLL design and so I am looking for some guidelines both in
design and layout mostly related to 90nm process.
Any suggestions on
current density estimation
metal density estimation
decoupling capacitor estimation for Analog VCC and Digital VCC.
decoupling capacitor estimation between Quite VCC and VSS.
Any other suggestion or link to any papers is welcome.
|
|
| Back to top |
|
 |
uncle_urfi
Joined: 15 Mar 2004
Posts: 148
Helped: 4
|
| 18 Jul 2004 18:58 Re: Looking for Layout/Design Guidelines on PLL in 90nm proc |
|
|
|
|
Hmmm, you are new to PLL design and require assistance in 90nm layout.
You should know that 80% chips fail first silicon. Article link below.
You can try (for other articles)
circuitsage.com
Also try aicdesign.org and Professor P.E. Allen's website for his synthesizer course notes.
There would be no mention of a 90nm process in the above, since this is fairly new technology and there are not many publications about it either. You can discuss with your company colleagues.
----
http://www.sigda.org/Archives/ProceedingArchives/Compendiums/papers/2003/isqed03/pdffiles/6a_4.pdf
----- EXCELLENT ARTICLE ON 90nm ISSUES
http://www.planetanalog.com/showArticle.jhtml?articleID=12802659
----
Best of Luck.
|
|
| Back to top |
|
|
jimjim2k
Joined: 17 May 2001
Posts: 1243
Helped: 10
|
| 19 Jul 2004 22:10 Re: Looking for Layout/Design Guidelines on PLL in 90nm proc |
|
|
|
|
Hi
Could someone explain more on the 90nm technology/technology files and design chalanges?
tnx
|
|
| Back to top |
|
|
