electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

ERROR:Place:120 - There were not enough sites to place ...
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> ERROR:Place:120 - There were not enough sites to place ...
Author Message
mehrara



Joined: 28 Oct 2003
Posts: 14
Post08 Jul 2004 12:40   

error:place:120
hi
I am trying to implement a Viterbi decoder on a Xilinx V-II (XC2V1000-4)
but during the placement after warnings of the following type:
WARNING:Place:119 - Unable to find location. TBUF component up0_I12_8 not
placed.
TBUF "up0_I12_8".
the placer halts with the following error:
ERROR:Place:120 - There were not enough sites to place all selected components
I should mention that when I set timing driven packing and placement in mapping properties the mapping process also halts with the same error.
I use ISE 6.1i and I XST.
thanks
Back to top
Google
AdSense
Google Adsense
Post08 Jul 2004 12:40   

Ads


Back to top
yerics



Joined: 25 Sep 2003
Posts: 40
Location: Beijing，China
Post26 Jul 2004 8:00   

ise place 120
how many TBUF you have used?
did you open your design with FPGA EDITOR to see whether it is true that there is no more TBUF to be placed .

moreover, XC2V1000-4 support TBUF or not?
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> ERROR:Place:120 - There were not enough sites to place ...
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
the size is not big enough to place all pads- need help (3)
partial place and route - how to reduce sysnthesis and place (1)
Why not place a isolator after CDMA PA? (1)
why not place contact directly on the gate of transistors? (2)
pick and place file rotation error (1)
not sure if i`m posting in the right place but i need some t (1)
Xilinx8.2 error in Place&RouteSimulationModel-60p reward (2)
Linux help place (6)
How to place cells (2)
Place and Route (3)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS