| Author |
Message |
rakko
Joined: 01 Jun 2001
Posts: 231
Helped: 2
|
 30 Jun 2004 4:26 speed limits on tsmc standard cell libraries |
|
|
|
| has anyone here ever used the standard cells in tsmc libraries in high speed designs? tsmc libraries are characterized for a top speed of around 600 mhz but realistically these cells can run much faster some libraries can even run twice as fast as the rated speed. the trick is to simulate and check timing by some other method such as spice simulations rather than primetime. my questions are; 1- based on your experience, is this possible? 2- how would you go about undertaking this task? 3- any other tools beside spice which can help me with this?
|
|
| Back to top |
|
 |
dumbfrog
Joined: 17 Jul 2004
Posts: 191
Helped: 4
|
| 19 Jul 2004 7:29 Re: speed limits on tsmc standard cell libraries |
|
|
|
becareful!!!
everything depends on your layout
the extracted netlist will generally be 50% to 70% of the original, pre-extraction, spice performance.
|
|
| Back to top |
|
|
sunking
Joined: 25 May 2004
Posts: 914
Helped: 46
|
| 20 Jul 2004 3:42 Re: speed limits on tsmc standard cell libraries |
|
|
|
yes
manual layout can give a high speed.such cpu of intel the core is manual layout
|
|
| Back to top |
|
|
xinsu
Joined: 08 May 2004
Posts: 60
|
| 21 Jul 2004 10:36 speed limits on tsmc standard cell libraries |
|
|
|
| sometime the process is a key element for wire delay connecnted among std cells,such as ,0.18u should take much concern about wire delay than 0.25um.so their may have different limited speed.
|
|
| Back to top |
|
|
