electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

How to layout patterned ground shield for on-chip inductor?


Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> How to layout patterned ground shield for on-chip inductor?
Author Message
maolh



Joined: 16 Jun 2003
Posts: 39


Post30 Jun 2004 0:06   

patterned ground shield


Hi, all,

Could you tell me how to layout patterned ground shield for on-chip inductor using virtuoso? Or are there any tools can do this job? Any suggestion wil be appreciated.

Thanks in advance.
Back to top
nathan



Joined: 17 May 2001
Posts: 328
Helped: 2


Post30 Jun 2004 7:37   

inductor patterned ground


Unfortunately, no tool is available to laid it out automatically. Either you do it by hand or write a complex skill procedure.

nathan
Back to top
ptoo30



Joined: 07 Apr 2002
Posts: 57


Post30 Jun 2004 13:24   

layout patterned ground shield


i also think there is no automatic deign tool for ground shield.
important item is to reduce the eddy current loss, for its simulation i use ADS or ASITIC:opensource aplying 3d electromagnetic characteristics to obtain "Q" of inductor \\ADS is nly 2 and half dimension and is not 3D
HFSS is good tool to simulate it but it takes huge hours for finishing simulation.
Back to top
CDRCDR



Joined: 15 Feb 2004
Posts: 82
Helped: 2


Post25 Sep 2004 0:32   

inductor ground shield


for the PGS,you could just layout part of that,and then make some copy/paste in virtuoso.The poly should not form a loop
Back to top
mylihua



Joined: 23 Aug 2004
Posts: 20


Post25 Sep 2004 13:41   

onchip inductor layout


The poly should not form a loop , why?

Thanks in advance....
Back to top
Google
AdSense
Google Adsense




Post25 Sep 2004 13:41   

Ads




Back to top
ilovebow



Joined: 25 Apr 2007
Posts: 24


Post24 Mar 2008 5:40   

on chip inductor patterned ground


how about sonnet
Back to top
Manjunatha_hv



Joined: 03 Aug 2005
Posts: 716
Helped: 105
Location: INDIA


Post06 Aug 2009 13:52   

sonnet ground shield


Hello,

Yes, Sonnet is good for such simulations & even you can get the desired Q
Also it works with the Spiral Assitant tool to synthesize spiral on chip inductors
& it interfaces to Virtuoso...
see some of the links

http://www.muehlhaus.com/spiral_inductor_assistant.htm

http://www.sonnetlist.com/phpBB2/viewtopic.php?f=4&t=573

---manju---
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> How to layout patterned ground shield for on-chip inductor?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Spiral inductor design using HFSS - patterned ground shield (2)
INDDUMMY layer and Patterned Ground Shield (5)
Patterned Ground Shielding Layout (1)
Patterned Ground Shileding (1)
Help: on chip inductor layout? (3)
How to P&R power/ground rings for a multi-voltage chip? (4)
Spiral inductor substrate shield (3)
How to simulating inductor with pattern ground shielded? (1)
How to determine Power/Ground Pad number in Chip? (3)
how to achive CMOS substrate parameters on chip inductor (5)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS