electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

lookup table in vhdl?


Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> lookup table in vhdl?
Author Message
asic1984



Joined: 15 Nov 2003
Posts: 266
Helped: 3


Post22 Jun 2004 12:30   

vhdl lut


hi all

what is look up table......how can i use it in vhdl .....to reduce a "case statements"........................



thanks for your help
Back to top
Google
AdSense
Google Adsense




Post22 Jun 2004 12:30   

Ads




Back to top
Al Farouk



Joined: 13 Jan 2003
Posts: 195


Post22 Jun 2004 14:55   

lookup table vhdl


lookup table is simply a method to get certain output according to certain input varaible as you get for example telephone number according to input name in your telephone index. it can be implemented in VHDL in many ways for example
1- case starment (as you mention)
2- instantiate a block ram, the address is the input and the memory content is the output. (FPGA functions are implemented in this way)
3- creat an array and use the input as the index. ...etc
Back to top
bibo1978



Joined: 01 May 2004
Posts: 229
Helped: 6


Post22 Jun 2004 17:25   

vhdl lookup table


a look up table "LUT" is actually an Sram or a flash memory (or at least the first LUT was), most LUTs nowaday are 4X1 which means that they are capable of implmenting any 4 -input to 1-output function. "4-address RAM with one bit o/p".
Virtually any combinational logic can be implemented with cascaded and parallel LUTs.
for example if you have a 16 case statement with only one o/p that have a discrete value ('1' or '0') at each statement this can be implemented in 1 LUT "which is by the way a ROM".
Note that in FPGAs LUTs doesn't exist alone they usually exists with other configurable blocks which may contain FF, MUXs, other connection defining modules "not related to routing matrix" and arithematic acceleration logic.
this Configurable Logic Blocks are named "CLB", the CLB may contain several LUTs, FFs, MUXs and arithemtic acceleration logic.

In VHDL you can usualy instantiate or infer any element the FPGA offers including LUT, any compinational statements can be implemented with LUT "doesn't mean that they actually is implemented in LUT", to instantiate a LUt all what you do is describe the data in the RAM "uaully in hexadecimal" but this is the hardway on the other hand you can just let the synthesis tool configure the data of the LUT.

Some extra features may be added to a LUT for example it can be configured to work as a "ROM, RAM and even sometimes as a shift register"

thats all folks,
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> lookup table in vhdl?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Question about lookup table in VHDL (6)
boolean equations from lookup table (1)
lookup table with CPLD or FPGA? (2)
How to ;LookUp table constants in 89c52 (4)
sine lookup table with 16 bit value... (8)
Need help with large lookup table (2)
[HELP] power lookup table in synopsys .lib (5)
LUT(lookup table) in FPGA can be implemented in ASIC? (5)
How2 define all the string into a lookup table?? (7)
cartesian to polar and polar to cartesian lookup table (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS