electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

Need HDLC bit stuffing in VHDL example


Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> Need HDLC bit stuffing in VHDL example
Author Message
Black Jack



Joined: 02 Dec 2003
Posts: 221
Helped: 11
Location: UKRAINE


Post16 Jun 2004 11:48   

bit stuffing example


Hi!
Could you help me, please!
I need HDLC bit stuffing in VHDL example
or link where can I find this.

Thanks
Back to top
Google
AdSense
Google Adsense




Post16 Jun 2004 11:48   

Ads




Back to top
dainis



Joined: 15 May 2001
Posts: 1451
Helped: 56


Post16 Jun 2004 14:45   

bit stuffing in hdlc


/http://www.opencores.org/projects.cgi/web/hdlc/overview
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> Need HDLC bit stuffing in VHDL example
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
BIT STUFFING........ (2)
about usb what do bit stuffing do in usb 2.0 design (3)
need PROTEUS example simulating 4 bit character lcd (7)
HDLC VHDL simulation (2)
need VHDL code for 16 bit BCD counter (9)
VHDL memory example (1)
VHDL Tutorial: Learn by Example (1)
verilog\vhdl projects example sites? (4)
zero stuffing (1)
VHDL first example...take a look plz...tnx (3)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS