| Author |
Message |
aaalws
Joined: 29 May 2004
Posts: 2
|
 03 Jun 2004 15:19 About describling ITU-G.729 by HDL ??? |
|
|
|
i am trying to implement ITU-G.729 with verilog hdl. Would you like to give me some advice about describling speech codec by HDL? who have any ip cores about speech codec?
thanks.
|
|
| Back to top |
|
 |
clivechen
Joined: 29 May 2004
Posts: 65
|
| 14 Jun 2004 4:26 Re: About describling ITU-G.729 by HDL ??? |
|
|
|
| i think you want to realize the G.729 by the hardware! but G.729 is too complex to discribe. if you want to discribe the G.729 with Verilog, you must design the circuit diagram first, of cause if you can wirte verilog first, that is convenient, but you must know clearly about your requirment!
|
|
| Back to top |
|
|
mami_hacky
Joined: 28 Mar 2002
Posts: 680
Helped: 4
Location: Some where
|
| 16 Jun 2004 7:41 About describling ITU-G.729 by HDL ??? |
|
|
|
I'm completely agree with the above sentences, I know G-729 almost well, Do not waste your time, It is too complex to be implemented on a FPGA.
Dear aaalws I think your problem is that, you have not understand correctly, where to use a FPGA and where to use a mircoprocessor.
G-729 in my idea is one of those algorithms which should be implemented on a microprocessor, not an FPGA and As you know, the source code for it, is available ( of course, with some bugs  ) then dear aaalws let me suggest you some thing: First think about this: Really want to use a FPGA? but why not a DSP? some thing like a TMS320C31 DSP can very easily do the entire task, in a much smaller time with a much smaller effort.
Still want to use FPGA? ok, do this: go and buy a microprocessor core, some thing such as MicroBlaze provided by xilinx, or, have a look in opencores.org may be you could find some thing well. then try to implement the G-729 on this CPU, inside FPGA.
Good luck.
|
|
| Back to top |
|
|
Aser
Joined: 01 Jul 2004
Posts: 59
Helped: 3
|
| 01 Jul 2004 17:29 Re: About describling ITU-G.729 by HDL ??? |
|
|
|
In our laboratory we have designed G723-1 decoder
described in VHDL.
We have designed MP3 decoder in VHDL as well.
These projects fit Xilinx FPGAs with less than 1M gates.
But I agree that the design process was very heavy.
The problem is
that useful behavioral synthesis tools are absent.
May be SystemC will be successful?
But it seems to be now and in the future not popular one.
|
|
| Back to top |
|
|
