If I use both Sync modules and async modules in my Chip, |
![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]()
| ||
| All times are GMT + 1 Hour |
|
Could Verilog modules used together with VHDL modules? (7) Async v.s. Sync RAM and SBSRAM (2) Chipset or a set of modules? Which to use? (1) How use Verilog modules on VHDL code (1) Sync. vs async. (2) Classes and Modules (1) Async Ram-both clock edges (3) DAA modules and DTMF decoders (9) XUPV2P and DDR memory modules (6) interfacing 8051 with RF modules (TX and RX) (2) |