electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

Place and Route Problem
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> Place and Route Problem
Author Message
arm_learner



Joined: 06 Jan 2004
Posts: 42
Post14 May 2004 3:01   

Place and Route Problem
I am using Altera's Stratix II.

Can I set difference I/O standards in one bank?

I got this kind of error.

Thanks
Back to top
Google
AdSense
Google Adsense
Post14 May 2004 3:01   

Ads


Back to top
zhuoyue



Joined: 20 May 2004
Posts: 15
Post21 May 2004 2:45   

Place and Route Problem
you can read it datasheet carefully ,may you can get your answers
Back to top
huster



Joined: 04 Jun 2001
Posts: 28
Helped: 1
Post22 May 2004 7:53   

Place and Route Problem
I think you can not
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> Place and Route Problem
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
partial place and route - how to reduce sysnthesis and place (1)
Place and Route (3)
questions on place and route. (5)
how do i do a place and route (6)
regarding place and route (6)
Manual Place and route (1)
Manual Place and route (4)
Help about place and route (8)
help on place and route in ISE7.1i (4)
Interview question – place and route (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS