electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

How to insert a vhdl block in EDK?
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> How to insert a vhdl block in EDK?
Author Message
mfarajma



Joined: 27 Nov 2003
Posts: 3
Post10 May 2004 20:20   

edk .in.vhd
Hi,

I am new to Xilinx tools, I was wondering if I have a simple vhdl entity that I'd like to use/test in a edk project a long with a process, how do I import(?) it to the EDK?
I'd appreciate if you breifly describe the procedure.

Thanks,

Mo.
Back to top
Google
AdSense
Google Adsense
Post10 May 2004 20:20   

Ads


Back to top
hanstarro



Joined: 17 Sep 2002
Posts: 9
Post31 Jul 2004 17:29   

vhdl insert block
Try using

vhd block:
write your user block in vhd. import it with "Create Import Peripheral Wizard" that is shipped with EDK. Thuis tool generates the necessary file structure that EDK can find it with the "edit cores" dialog.


OPB peripheral:
Create Import Peripheral Wizard to create a sample OPB block. You can instanciate it into any EDK design.
edit user_logic.vhd with your code you want to test.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> How to insert a vhdl block in EDK?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
how to implement a self maed IP block in Xilinx EDK 7.1? (1)
How to force a vhdl block I/O port in verilog test diver (4)
Using EDK tool to include vhdl code(user logic) (3)
vhdl code to block (1)
Is block Vhdl statement Synthesizable? (1)
how to insert a dc-offset? (1)
configurable block rom using vhdl (9)
How to insert spare cells ? (7)
how to insert delay buffer? (9)
how to insert a lumped capacitor? (1)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS