Rules | Recent posts | topic RSS | Search | Register  | Log in

privious interview questions

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> EDA Jobs, Promotions, Advertising
Author Message
kranthi
Guest






Post01 May 2004 15:41   privious interview questions

hello evry body,
my name is kranthi ,i am going to complete my MSc in soc design,presently i am working on MSc porject "memory controller verification using specman".
could you plz inform me what type of questions generally they will ask on verification at interviews ..
if u had any prvious question could you plz send me ...it will be very help full to me ....

thank you

kranthi
Back to top
Guest







Post26 Jul 2004 6:49   Re: privious interview questions

Hi,
I am also fresher and did M.tech(India).....
according to my recent expe...
They start of from your project..how do you verified ur project.
1)what is true path or false path.
2)detection of setup and hold.
3)asic design flow.
4)write code for verilog.
5) where u see urself in 5 years.
6)coverage metrics ?
7) assertion based verification(aware off)
8) Recent technologies (aware off) and questions on how u can contribute.

and many to check my confidence.....
hope this may help you.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> EDA Jobs, Promotions, Advertising
Page 1 of 1 All times are GMT + 2 Hours


Abuse
Administrator
Moderators
topic RSS 
sitemap