Rules | Recent posts | topic RSS | Search | Register  | Log in

algorythm behind Data Encryption Standard?

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Author Message
wasp



Joined: 10 Jan 2003
Posts: 29
Location: Russian Federation


Post30 Oct 2003 12:03   Re: DES Standard

Try this - h++p://www.itl.nist.gov/fipspubs/fip46-2.htm
Back to top
drwho78



Joined: 01 Jan 1970
Posts: 214
Helped: 7


Post30 Oct 2003 15:04   Re: DES Standard

Newer version here:

hxxp://csrc.nist.gov/publications/fips/fips46-3/fips46-3.pdf
Back to top
leonqin



Joined: 07 Nov 2001
Posts: 422


Post11 Nov 2003 8:46   

http://www.free-ip.com/DES/index.html



The Free-DES core is a basic DES encryption/decryption core. The features are:

Standard DES encryption/decryption algorithm.
Two versions: fast operation and small size.
Triple DES can be done using three passes, or three DES engines.
ECB Mode.
Key can be changed on each 64-bit block with no performance penalty.
Simple synchronous interface.

The applications for this core is numerous, including:

High speed ATM/Ethernet/Fiber-Channel switches.
Secure video teleconferencing.
Routers and remote access servers.
DES key cracking engines.

There are two versions of this core, one for high speed, and the other for small size. The high-speed core uses a 16-stage pipeline, one for each round of DES, processing a single 64-bit DES block every clock cycle. This requires quite a bit of logic to implement, but results in a very fast DES engine. The small version doesn't use a pipeline. Instead it uses an iterated approach. This takes 16 clocks per block, but is also about 1/3rd the size.



Current Version
The current version of the Free-DES core is 1.01. This version is identical to version 1.00, except that HTML documentation is now included in the standard zip file.
Back to top
vkchau



Joined: 07 Jun 2003
Posts: 73
Helped: 2


Post16 Nov 2003 1:39   

Anything have idea about EAS?
Back to top
elektryk



Joined: 25 Apr 2002
Posts: 109
Location: POLAND


Post16 Nov 2003 13:43   

vkchau wrote:
Anything have idea about EAS?
AES?
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap