| Author |
Message |
bunalmis
Joined: 03 Jan 2003 Posts: 254 Helped: 5 Location: Turkey
|
01 Dec 2003 9:24 difference between cpld and fpga |
|
|
|
|
| What is the difference of CPLD and FPGA?
|
|
| Back to top |
|
 |
ramesh
Joined: 19 Jan 2003 Posts: 1260 Helped: 5
|
01 Dec 2003 9:48 difference between fpga and cpld |
|
|
|
|
Elements inside CPLDs are Macrocells(combinational+sequential).Currently CPLDs have maximum of 1024 Macrocells( see Lattice semicondutor make).
Most of them are flash based and are reprogrammable.
Elements inside FPGAs are combinational cell and sequential cells. The Actel FPGAs are available as one time programmable and flash based reprogrammable also. The Xilinx and Altera FPGAs are S-RAM based. The currently available FPGAs have about 2 million gates capacity.
|
|
| Back to top |
|
 |
Google AdSense

|
01 Dec 2003 9:48 Ads |
|
|
|
|
|
|
| Back to top |
|
 |
bunalmis
Joined: 03 Jan 2003 Posts: 254 Helped: 5 Location: Turkey
|
01 Dec 2003 17:44 cpld fpga difference |
|
|
|
|
Can we say difference of cpld and fpga are dencitiy of macro cells ?
FPGA = very big CPLD
|
|
| Back to top |
|
 |
eltonjohn
Joined: 22 Feb 2002 Posts: 1751 Helped: 28
|
01 Dec 2003 18:15 fpga cpld difference |
|
|
|
|
NO .. The Architecture of a CPLD is different of a FPGA
THE FPGA is like a chess board with every square being a"CELL"
You use a synthesis tool to design .The tools does the mapping of the logic functions in a process called routing .This is very sofisticated and complex . At the end you can generate a REPORT . That will tell you if the timings concerns are met. In a general maner you don't need to worry about the underlaying structure of the FPA .. only in very particular cases when you need to optimize the timing .. FPGA have thousands of gates .. so you are never short! On the other hand a pins can be configured as either an inpur or output or both!
CLPD are diffrent .They have some pins only inputs and some pins that are both . The pins that are inputs go through a CONNECTION MATRIX
that will be programmed by some soft either low or high level description language or schematic using "PRIMITIVES" . In CPLDs you have to be more aware of the internal architecture to get the best out of it :SPEED
But the propagation times are fixed and well known !
CPLD are better to be used when you need very fast logic requirements
like memory mapping in an address bus !
|
|
| Back to top |
|
 |
Al Farouk
Joined: 13 Jan 2003 Posts: 195
|
02 Dec 2003 10:36 what is cpld |
|
|
|
|
see this link it will help
http://www.optimagic.com/faq.html
|
|
| Back to top |
|
 |
tlp71@hotmail.com
Joined: 14 May 2002 Posts: 476 Helped: 4
|
02 Dec 2003 11:54 what is the difference between fpga and cpld |
|
|
|
|
i think that is better taht you search in internet or in the forum about this.
The difference between FPGA and CPLd is no simple to explain in 2 words.
Every farm have products that are CPLD, CPLD-FPGA or FPGA or SOC.
Bye.
G.
|
|
| Back to top |
|
 |
AXE Guest
|
02 Jan 2004 11:10 difference between cpld & fpga |
|
|
|
|
| fpga cpld one is rich for register other is rich in logic
|
|
| Back to top |
|
 |
ramesh
Joined: 19 Jan 2003 Posts: 1260 Helped: 5
|
02 Jan 2004 11:40 difference cpld fpga |
|
|
|
|
The latest FPGA with multi-million gates from ACTEL, ALTERA and XILINX contain the PLLs for delay and different clock multiplication/phase generation and a separate Block of user configurable SRAM in addition to cominational and register logic are embedded.
Some of Xilinx (Vertex family) and Altera (Stratix family) FPGAs do have 16bitx16bit fixed point multipliers and adders for DSP applications. One doesn't find these features in CPLDs.
|
|
| Back to top |
|
 |
mit
Joined: 20 Dec 2003 Posts: 12
|
03 Jan 2004 9:29 cpld fpga differences |
|
|
|
|
| FPGA has more gates than CPLD up to million gates per chip but CPLD just in thousand gates rang.
|
|
| Back to top |
|
 |
elektrom
Joined: 02 Jul 2001 Posts: 210 Helped: 2
|
14 Jan 2004 15:13 differences between fpga and cpld |
|
|
|
|
CPLD is flash memory based for configuration. It could run after power-up.
FPGA is SRAM memory based for configuration. It need to configure every time after power-up. It need external configuration memory.
|
|
| Back to top |
|
 |
tlp71@hotmail.com
Joined: 14 May 2002 Posts: 476 Helped: 4
|
14 Jan 2004 15:58 what is the difference between cpld and fpga |
|
|
|
|
dear elektron what do you say it not totlly true, infact lattice make devices FPGA that have a flsh on device and once dowloaded one time you need no other devices to reconfigure it.
Otherwise some FPGA as Actel or Quick logic are OTP.
Bye.
G.
|
|
| Back to top |
|
 |
elektrom
Joined: 02 Jul 2001 Posts: 210 Helped: 2
|
14 Jan 2004 17:23 differences between cpld and fpga |
|
|
|
|
| Opps! Sorry, I forgot to mention about some antifuse-based FPGA and flash-based FPGA.
|
|
| Back to top |
|
 |
Hero
Joined: 06 Mar 2002 Posts: 145 Helped: 2
|
14 Jan 2004 22:44 what is cpld? |
|
|
|
|
Hi,
FPGAs have higher logic density than CPLDs but have many disadvantages.
On every power-on FPGA configurtion SRAM need to be configured. Sometimes it makes significant power-on lattency. Also FPGAs are very sensitive on power supply glitches.
Delay times are very dependant on routing process and routing software and always unpredictable. Delay time optimization is difficult with FPGAs especially with large and complex designs.
FPGAs are very good solution for complex logic prototyping e.g. FIFOs, CACHE memories, dual port SRAM, CPU cores and SOCs.
For less complex high speed designs use CPLDs instead FPGAs.
Regards
|
|
| Back to top |
|
 |
mandrei
Joined: 10 Jan 2004 Posts: 67 Helped: 2
|
15 Jan 2004 5:26 diff between cpld and fpga |
|
|
|
|
Agree with elektrom, and i shoud add those:
The best way to think about FPGA's is to think about a Static RAM
For example for Xilinx XC4000 think for an Serial Static RAM programed in serial or in parallel mode via some protocols(see documentation)
The best way to think about CPLD's is to think about a Reprogramabale Nonvolatile Memory (Elash,EEprom etc) and is vendor dependent wich "type" of Reprogramabale Memory is used
For example mostly Altera CPLD's can be viewed as serial EEproms programed via JTAG (serial) or in paralel (by a paralel programer) etc
Of course, thats are chips at the boundary between FPGA and CPLDS (wich has both Volatile Memory and Reprogramable Nonvolatile Memory)
|
|
| Back to top |
|
 |
sullybully
Joined: 20 Mar 2002 Posts: 19 Location: Mars
|
31 Jan 2004 8:50 difference fpga and cpld |
|
|
|
|
http://www2.cs.ucy.ac.cy/~epl121/current_semester/vhdlnew/vhdl_labs/lab_4/ise_lab_lecture_4to6.htm
The above link little bit deffentiates the FPGA and CPLD usages.
|
|
| Back to top |
|
 |
zyphor
Joined: 22 Nov 2003 Posts: 100 Helped: 1
|
14 Feb 2004 4:05 fpga and cpld difference |
|
|
|
|
Hi,
One major difference is that FPGA's line is segmented in the device , but
CPLD's major resource is long line.
|
|
| Back to top |
|
 |
suganthi
Joined: 01 Dec 2004 Posts: 1
|
01 Sep 2005 10:58 difference between pld and fpga |
|
|
|
|
| I want to know the architecture of CPLD
|
|
| Back to top |
|
 |
echo47
Joined: 07 Apr 2002 Posts: 4206 Helped: 566
|
01 Sep 2005 11:31 difference between cpld fpga |
|
|
|
|
CPLDs are low-cost and non-volatile, but they are too inflexible for me. Too much like a big old PLD.
If I could buy Xilinx FPGAs with non-volatile config memory, I would never use a CPLD again.
A good way to learn the difference is to download something like Xilinx WebPack, and try implementing various designs into a CPLD and FPGA. Then examine the results.
|
|
| Back to top |
|
 |
eDance
Joined: 26 Dec 2002 Posts: 26 Helped: 1
|
05 Sep 2005 11:38 différence cpld fpga |
|
|
|
|
| As I know, CPLD's basic logic unit is product term, and use flash memory to store configuration data. FPGA's basic logic unit is look-up-table, it is RAM based, so a external nonvolatile memory is need to store the configuration data. Generally, FPGA has much more logic capability than CPLD and could be seen within complex applications.
|
|
| Back to top |
|
 |
wjx197733
Joined: 21 Sep 2004 Posts: 54 Helped: 1
|
06 Sep 2005 15:16 difference fpga cpld |
|
|
|
|
| The most important thing is when there has no supply, program in fpga will dissapear, but program will still locate in cpld even there has no supply.
|
|
| Back to top |
|
 |
steshenko
Joined: 31 May 2002 Posts: 67 Helped: 1
|
07 Sep 2005 16:39 difference in the code written for fpga and cpld |
|
|
|
|
| for example Altera Apex consist of FPGA LUT based cells and macrocells like CPLD. CPLD better for control devices, small decoders, automatic control , etc. FPGA better for DSP aplications
|
|
| Back to top |
|
 |
blogGreen88
Joined: 01 May 2006 Posts: 2
|
|
| Back to top |
|
 |
salma ali bakr
Joined: 27 Jan 2006 Posts: 973 Helped: 80
|
08 May 2006 12:25 cpld and fpga difference |
|
|
|
|
| the typical basic architecture of FPGA consists of CLB(configurable logic blocks) and routing channels...the CLB consists of a LUT(lookup table) and a flip flop....the routing channels connect the CLB together
|
|
| Back to top |
|
 |
hm_fa_da
Joined: 16 Sep 2003 Posts: 193 Helped: 6
|
22 Jul 2006 15:41 verschil fpga cpld |
|
|
|
|
Thanks to all ,
is there difference between the code written for CPLD and FPGA ? or they use same codes .... ?
Best Regards .
|
|
| Back to top |
|
 |
monalishap
Joined: 24 Nov 2008 Posts: 7
|
24 Nov 2008 8:54 what is the diffference between fpga and cpld |
|
|
|
|
| AS I AM NEW TO CPLDs AND FPGAs CAN YOU POST ME SOME DOCUMENTS ON FPGA AND CPLD DIFFERENCES.AND HOW TO DESIGN AN ADC IN THE SPARTAN 3E FPGA.ANY MORE DETAILS ABOUT THE PROGRAMMING PLEASE SEND TO ME.
|
|
| Back to top |
|
 |