Rules | Recent posts | topic RSS | Search | Register  | Log in

Does MAX+PLUS II BASELINE v10.2 support Verilog entey?

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Author Message
wwwrabbit



Joined: 17 Jul 2003
Posts: 36
Post25 Nov 2003 1:58   Does MAX+PLUS II BASELINE v10.2 support Verilog entey?
Why these IDE won't support it! Mad
Back to top
hienpv



Joined: 11 Nov 2003
Posts: 37
Post25 Nov 2003 3:49   
because @ltera Corp. do it!
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap