Rules | Recent posts | topic RSS | Search | Register  | Log in

System Task

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Author Message
spauls



Joined: 17 Dec 2002
Posts: 547
Helped: 19
Post24 Nov 2003 14:03   System Task
Hi ,
do we have any system task in verilog that uses %t ,
regards
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap