Rules | Recent posts | topic RSS | Search | Register  | Log in

HELP: HOW TO generate such timing

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Author Message
arena_yang



Joined: 01 Apr 2003
Posts: 36


Post12 Nov 2003 8:58   HELP: HOW TO generate such timing

According to the image,
I want to generate the crc_scope according to the soc,eop and val.

As we know,we normally get the falling edge by delaying signals two cycles and then to get the last two-byte pulse scope signal,just as shown in the image below. but how to get the signal for the image above(crc_scope in red)??



Sorry, but you need login in to view this attachment

Back to top
tpp



Joined: 17 May 2002
Posts: 19


Post14 Nov 2003 10:42   

nval=not val
nval_d1=nval
crc_scope_d1= nvar and not (nval_d1)
crc_scope=crc_scope_da --(have one clock delay)
Back to top
echo47



Joined: 07 Apr 2002
Posts: 4206
Helped: 565


Post15 Nov 2003 4:16   

Ignore VAL. Delay SOC (maybe use a shift register) to produce the first Crc_scope pulse. OR it with EOP to produce the second Crc_scope pulse. The result will look like your picture.

If you want Crc_scope to respond to changes in the other signals, then you need to describe your problem better.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap