Aigneryu
Joined: 07 May 2003
Posts: 57
|
 03 Nov 2003 12:24 uselib verilog |
|
|
|
|
I try to use nc-verilog instead of verilog-XL
but when I type "ncverilog top.v cell.v" as what I did in verilog-XL
the simulator will not launch unless I type "ncverilog top.v cell.v +access+r"
Moreover, if I have to attach a cell based lib cell_lib.v to run simulation,
I write "`uselib file= /path/cell_lib.v" in my netlist, and the verilog-XL runs well, while ncverilog will not run with certain warning messages. In fact, I found that as soon as I put the uselib syntax in my netlist, the ncverilog will not launch.
How can it be like this? Can somebody help me? or show me some examples to use nc-verilog in command line mode.
|
|
aramis
Joined: 07 Apr 2002
Posts: 103
|
05 Nov 2003 12:39 ncvlog uselib error |
|
|
|
|
| Aigneryu wrote: |
I try to use nc-verilog instead of verilog-XL
but when I type "ncverilog top.v cell.v" as what I did in verilog-XL
the simulator will not launch unless I type "ncverilog top.v cell.v +access+r"
Moreover, if I have to attach a cell based lib cell_lib.v to run simulation,
I write "`uselib file= /path/cell_lib.v" in my netlist, and the verilog-XL runs well, while ncverilog will not run with certain warning messages. In fact, I found that as soon as I put the uselib syntax in my netlist, the ncverilog will not launch.
How can it be like this? Can somebody help me? or show me some examples to use nc-verilog in command line mode. |
It's strange, may i ask you a question??
which version of ncverilog do you use??
and i think `uselib is the syntax of verilog-XL instead of verilog
so check out your document of ncverilog to find out this.
besides, instead of using 'uselib syntax i always use "-y path of lib" as input of ncverilog command, it works well in pre-sim!!
good luck
|
|
